Abstract-Simulation results on a novel extended p dual source SOI MOSFET are reported. It is shown that the presence of the extended p region on the source side, which can be fabricated using the post-low-energy implanting selective epitaxy (PLISE), significantly suppresses the parasitic bipolar transistor action resulting in a large improvement in the breakdown voltage. Our results show that when the length of the extended p region is half the channel length, the improvement in breakdown voltage is about 120% when compared to the conventional SOI MOSFET's.
I. INTRODUCTION
In silicon-on insulator (SOI) devices, the floating body effect causes the lowering of drain breakdown voltage due to the parasitic bipolar transistor inherently present in the structure. Several methods have been proposed to reduce the floating body effect [1] , [2] . Ploeg et al. [3] proposed a dual source structure(DSFET) and showed that by placing a p + region underneath the n + source and using the aluminum spiking to electrically connect the two can effectively increase the breakdown voltage. However, as pointed out in [3] , the spiking is susceptible to process variations and is also incompatible with modern VLSI technologies such as silicidation.
In this work, we propose a novel dual source structure in which the buried p + region under the n + source is laterally extended into the body of a partially depleted SOI MOSFET. Using numerical simulation, we show that this results in a significant improvement in the drain breakdown voltage without any need for the body contact through the metal spiking. We further demonstrate that the drain breakdown voltage is maximum if the length of the extended p + region is approximately half the channel length.
II. DEVICE STRUCTURE WITH EXTENDED P + REGION Fig. 1 shows the cross-section of the extended p + dual source SOI MOSFET (Ep + DSFET) considered in this study. This structure is similar to that of the DSFET [3] but with the buried p + region extended laterally into the body. However unlike in [3] , we have assumed no aluminum spiking in our proposed structure. The device is simulated with a gate oxide thickness of 20 nm and back oxide thickness of 400 nm. The n + doping of the source and drain are both fixed at 5 2 10 19 =cm 3 . The channel has a uniform p-doping of 6 2 10 16 =cm 3 .
The channel length is 0.5 m and the silicon film thickness is 200 nm thus making it a partially depleted device. The above structure can be fabricated, for example, using the post-low-energy implanting selective Publisher Item Identifier S 0018-9383(00)06048-2. epitaxy(PLISE) [4] . This technology has been shown to give extremely steep channel profiles in delta-doped NMOSFET's which we have verified for the proposed structure using TSUPREM4 [5] . All the simulations in this work are performed using MEDICI [6] .
III. EFFECT OF THE EXTENDED p + REGION ON THE DRAIN

CHARACTERISTICS
In Fig. 2 , the simulated drain characteristics of the Ep + DSFET are compared with the drain characteristics of the DSFET and the conventional SOI MOSFET. Clearly, the drain breakdown voltage (defined as the drain voltage at I DS = 10 03 A/m for V GS = 0 V) of Ep + DSFET is much larger compared to the other two structures. In the case of a conventional SOI MOSFET, the holes generated by impact ionization near the drain junction forward bias the source-body (n + p) junction which results in electrons being injected into the body and finally being collected by the drain. This added drain current augments the impact ionization, which in turn increases the source-body forward levels at the n + p source-body junction [5] bias, thereby causing a regenerative action. The buried p + region in the case of a DSFET [3] , being 0018-9383/00$10.00 © 2000 IEEE at a lower potential than the n + source, collects the generated holes thereby lowering the forward bias of the source-body junction. This reduces the number of electrons in the drain depletion region available for avalanche multiplication and results in an increased breakdown voltage. If the buried p + region is extended laterally into the body, the efficiency of the p + region to attract the holes increases significantly reducing the number of holes that reach the n + source facing the active channel region. This results in a reduced forward bias and, consequently, even higher breakdown voltage. The forward bias (VBE of the parasitic npn transistor) calculated from the separation between the quasifermi levels at the n + p source-body junction [7] is plotted in Fig. 3 for the three cases considered in Fig. 2 V GS plot shown in Fig. 6 demonstrates that band-to-band tunneling at the source side n + =p + junction does not lead to a higher leakage current and therefore will not degrade the subthreshold slope in the proposed structure.
V. CONCLUSIONS
It is shown that placing a p + region underneath the n + source and extending it laterally into the channel significantly increases the break-down voltage of SOI MOSFET's. This improvement is due to the effective suppression of parasitic bipolar action by the extended p + region.
We have further shown that the increase in breakdown voltage is maximum when the length of the extended p + region is approximately half the channel length (Lp + L=2).
The transient response of a GaAs MESFET's isothermal characteristics is mainly determined by surface and substrate traps. The traps can cause drain lag and gate lag [1] in addition to low-frequency dispersion [2] . Many MESFET models [3] can account for low-frequency dispersion but not drain or gate lag. It was only recently that transient MESFET models were developed for both low-frequency dispersion R. E. Leoni III was with Lehigh University, Bethlehem, PA 18015 USA. He is now with Raytheon Company, Andover, MA 01810 USA.
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Publisher Item Identifier S 0018-9383(00)06049-4. and drain lag [4] or gate lag [5] . The model we reported in [5] was mainly for epitaxial MESFET's under the influence of surface traps. This model has been modified for ion-implanted MESFET's and substrate traps as will be described in the following. [5] . However, since the drain-gate access resistance remains approximately constant in the present case, the parasitic linear MESFET is no longer needed [ Fig. 2(a) ]. The parasitic current source 1I DS is modeled as another MESFET. Time-dependent control of the current source is provided by a nonlinear RC subcircuit with the detrapping time constant modeled by a voltage dependent resistor [ Fig. 2(b) ]. With unity capacitance, R C = C and RD = D = 0 exp0(VGS + VDS), where 0, , and are fitting constants. In the present case, C = 1 ms; 0 = 0:43 s; = 1:87/V; = 0:71/V. The subcircuit is driven by instantaneous V GS . The instantaneous voltage across the capacitor is then used to control the parasitic current source 1I DS . The intrinsic MESFET is simulated by a conventional model using the steady-state drain characteristics I DS .
For model verification, pulsed current-voltage (I-V) characteristics after various combinations of bias voltages and times were simulated (Fig. 3) . To further verify the model, a MESFET is pulsed from off (V
OF F GS
= 03 or 06 V) to on (VGS = 01:25 V) while a CW sinusoidal signal of 10 KHz and 3.5 V (peak to peak) is superimposed on the pulse (Fig. 1) . In all cases, the simulated results compare well with the measured data.
In summary, a transient SPICE model, which was previously developed for epitaxial GaAs MESFET's, was successfully adapted for ion-implanted GaAs MESFET's. This illiterates the robustness of the model in simulating transients due to both surface and substrate traps. 
I. INTRODUCTION
The high-field Fowler-Nordheim (FN) electron tunneling through thin oxides can produce a variety of defects, among which the most concerned are the neutral electron traps. The principal reasons are that 1) the neutral electron traps can serve as a stepping stone for injected electrons, which gives rise to SILC in low voltage regime [1] , [2] , and 2) a certain trap density is critically encountered, leading to a breakdown event [3] - [6] . Thus, an essential knowledge of the total neutral trap density NT created for imposed electron fluence Qe is crucial to the study of SILC and oxide breakdown. To achieve this goal, Degraeve et al. [7] , [8] have recently performed two independent experiments while introducing a key physical parameter, namely, filling or occupied fraction p [9] , to connect the two. The first experiment is the hot-electrons filling scheme following the high-field stress. This scheme via a back-gate reverse bias can offer hot substrate electrons to climb over the Si/SiO2 barrier height and fill the neutral traps within the oxide. Measurement of a saturation level in threshold voltage shift can be directly linked to the filled trap density Nox, systematically leading to a power law relation [7] , [8] : N ox / Q 0:560:6 e . The second is the sphere-based Monte Carlo percolation simulation experiment treating N T as well as its statistics. p is Nox divided by NT [9] and can be estimated by subsequently fitting intrinsic charge-to-breakdown data in the manufacturing processes [7] , [8] , [10] , [11] .
On the other hand, for MOSFET's biased in a reverse gated-diode mode [12] , measurement of the reverse current I r versus gate voltage from accumulation through depletion to inversion can provide information concerning interface states and/or oxide traps. This mode is usually insensitive to oxides having small areas as in miniaturized devices, and the large-area oxides are inevitably required. The same information can be substantially maintained for switching to the forward mode as reflected by a well-defined relation I f = I r exp(qV f =2KT ) [12] , where I f is the forward current measured at a forward bias V f . Thus, operating in forward mode can not only make the gated-diode monitoring exponentially sensitive but also allow use of small-area oxides. Indeed, the forward gated-diode configuration formed on the stressed MOSFET's has exhibited these abilities [13] - [15] . This work is to extend such sensitive technique to the case of thin oxides that are subjected to FN tunneling stress and then followed by hot-electrons filling scheme. The ultimate objective is to build a power law relation between Nox and Qe as that in [7] , [8] .
II. EXPERIMENTAL
The n-channel MOSFET's under study had the gate width-to-length ratio of 20 m/ 0.3 m and the gate oxide thickness of 7 nm. The FN tunneling stress condition was carried out at the oxide field strength Eox of 9.9 MV/cm with the source, drain, and substrate tied to ground, then followed by the optically induced hot-electrons filling scheme [16] . Fig. 1 shows schematically this scheme in terms of 1) the photogeneration technique via a tungsten lamp to produce electron seed in substrate, and 2) a negative back-gate bias of 03 V to make substrate electrons hot such as to surmount the Si/SiO 2 barrier height and fill the traps. During measuring the gated-diode forward current in the drain, the drain was connected to 00:2 V bias, the substrate was tied to ground, and the source was kept open. Fig. 2 plots the measured forward current versus gate voltage for Q e = 0:22 C/cm 2 with filling or illumination time as parameter. It can be observed that the current peak in depletion region shifts toward the positive gate voltage for increasing illumination time and gradually tends to saturate. Fig. 3 shows the corresponding voltage shift 1V G associated with the current peak versus illumination time. Detrapping and Coulombic repulsion [9] , which limit only part of the neutral traps available for filling, are responsible for the saturating behavior in Fig. 3 . Assuming that the occupied traps are distributed uniformly within the oxide as adopted elsewhere [7] , [8] , [16] , the saturated voltage shift 1V G(sat) can be directly linked to the filled trap density through 1V G(sat) = qt 2 ox Nox=2"ox where tox is the oxide thickness and " ox is the oxide permittivity. The resulting N ox for different Q e is depicted in the inset of [7] , [8] with respect to the power exponent and the prefactor.
The above hot-electrons filling scheme has also been performed on the fresh devices, evidencing no noticeable voltage shift in the measured forward current versus gate voltage before and after the scheme.
This means that no extra neutral traps can be generated singly due to filling action. Additionally, Fig. 2 clearly reveals that the current peaks for different illumination times following FN stress (including the zero illumination time) are almost unchanged, indicating that no significant interface states can be created under the influence of the illumination induced hot electrons.
III. CONCLUSION
The forward gated-diode technique has demonstrated its new merit of producing a power law relation between the filled trap density and the electron stress fluence. This relationship is found to agree closely with that obtained by MOSFET threshold voltage shift.
